LOCATING STUCK FAULTS IN ANALOG CIRCUITS

J. A. Starzyk and D. Liu

School of Electrical Engineering and Computer Science Ohio University Athens, Ohio 45701, USA

ABSTRACT

A new approach is proposed in this paper to detect the stuck faults in linear analog circuits. Ideal switches are inserted to indicate stuck-at, bridging and stuck-open locations. Then the resulting circuit is analyzed and stuck faults are directly identified. A recently developed method for multiple analog fault diagnosis is used eliminating a need for fault dictionary approach. The effect of locating stuck-at, bridging and stuck-open faults is modeled with full precision of resulting test conditions. An analog IC - μ A741 is given as an example.

1. INTRODUCTION

Analog and mixed signal test and fault diagnosis have been among the most challenging topics in academic research and industrial exploration since the 1970s. Today, with the rapid development of applications using mixed signal products, this topic receives particular attentions from academia, design tool developers, ATE suppliers, designers and test engineers. This is demonstrated by a steady growth in the number of conference and journal papers, professional workshops and special journal issues related to this topic. Several periodical reviews for analog testing appeared in 1985 [1], 1991 [2] and 1998 [3].

Unlike its counterpart - digital test with efficient fault models and test methodologies - analog and mixed signal test and fault diagnosis is less advanced. This is mostly due to the inherited features such as parameter tolerances, poor controllability and limited accessible nodes. There is no widely accepted paradigm for analog and mixed signal test and fault diagnosis even with the introduction of IEEE 1149.4 Mixed-Signal Test Bus Standard. As expected, the research in analog and mixed signal test and fault diagnosis is strongly influenced by the advances in digital test. Design-for-Testability and Built-in-Self-Test in analog and mixed signal systems are two obvious examples that utilize the working paradigms of digital test. Another widely used paradigm of digital test is the stuck-at model combined with output logic level monitoring. In this model, it is assumed that all failure mechanisms manifest themselves as a single node stuck at logic 0 or 1. Based on this model, many digital test algorithms and techniques were developed [4].

Stuck-at, bridging, and stuck-open faults also happen in the analog designs, especially with today's increased complexity and increased die size of analog chips originated from different short, bridging or open failure mechanisms. The models of stuck-at, bridging and stuck-open faults have been reported in [3, 5] and their application in analog fault simulation, fault detection, and test generation can be found in [3, 6-7]. To test and diagnose these faults, the primary tactics of these fault-based approaches are to utilize dictionary approach through comprehensive simulation on the circuit with inserted fault

model before test. Fault detection and location is determined by the comparison between measured signature and signature precompiled in the dictionary. Hence it requires many simulations and extensive fault dictionary. In this paper, a new method is proposed to locate the multiple stuck-at, bridging and stuck-open faults by verification approach without repetitive simulation needed for fault dictionary. An ideal open switch is inserted between the interested circuit nodes (bridging fault), or between the interested circuit node and the potential fault source - voltage source or ground. To model a stuck-open fault, a shorted switch is inserted in series with a line or a component. Simultaneously, such a serial switch together with an unknown-value admittance component can model the parametric faults. The constitutive equations of ideal switches derived from the KCL are combined with the other constitutive equations of the circuit parameters to construct the modified nodal equations for the newly resulting circuit. Note that the ideal switches do not exist physically in the circuits. A recently developed method for the multiple analog fault diagnosis is utilized to detect and locate all these faults exactly based on limited measurements of circuit responses [8-10].

2. APPLICATION OF STUCK-AT, BRIDGING AND STUCK-OPEN MODEL

Usually the topology of circuit under test (CUT) and its parameters' nominal values are known. Suppose that the CUT has n+1 nodes. Applying the KCL to each node of the CUT and all circuit parameters that do not have an admittance description such as inductors, current-controlled sources and operational amplifiers, we can obtain the modified nodal equation as follows [11]:

$$T_l X_l = W_l \tag{1}$$

where T_l is a *lxl* coefficient matrix, X_l is a *lx1* vector of node voltage and parameter currents, and W_l is a *lx1* excitation vector. Note that *l=n* for normal nodal analysis of a circuit in which all parameters have admittance description, and *l>n* for modified nodal analysis of a circuit in which some parameters have non-admittance description.

Assume that we are only interested in *s* potentially stuck-at faults in the CUT: *ss* of *s* are stuck-at and bridging faults and *so* of *s* are stuck-open faults(*s*=*ss*+*so*). The ideal open switch $SW_v(v=1, 2, ..., ss)$ is inserted between each pair of nodes i_v and j_v which has a potential for a bridging fault. Node i_v or j_v is connected to voltage source for stuck-at-1 fault, or ground for stuck-at-0 fault. Current I_v flows from node i_v to node j_v [Fig. 1.a]. For stuck-open fault, a shorted switch $SW_v(v=1, 2, ..., so)$ is between i_v and a newly created node j_v .



Figure 1.a model of ideal open switch

$$\begin{array}{cccc} i_n & j_n & l+1 \\ i_n & & 1 \\ j_n & & -1 \\ l+1 & F & -F & F-1 \end{array}$$

Figure 1.b Modified coefficient matrix with an ideal switch

According to KCL, the constitutive equation to describe the ideal switch SW_{y} is as follows:

$$F(V_{i_{\nu}} - V_{j_{\nu}}) + (F - 1)I_{\nu} = 0$$
⁽²⁾

where variable F is 0 for the open switch and 1 for the closed switch [11]. Totally, s such equations are obtained.

Simultaneously, current I_{v} is added to KCL equation at node i_{v} while I_{v} is subtracted from KCL equation at the node j_{v} . Therefore, the coefficient matrix of modified nodal equations is augmented by one ideal switch SW_{v} [Fig. 1.b]. The resulted modified nodal equation with all *s* switches is as follows:

$$\begin{bmatrix} T_{l} & e_{i_{1}} - e_{j_{1}} & e_{i_{2}} - e_{j_{2}} \dots & e_{i_{s}} - e_{j_{s}} \\ F(e_{i_{1}} - e_{j_{1}})^{T} & & \\ F(e_{i_{2}} - e_{j_{2}})^{T} & (F-1)I_{sxs} \\ \dots \\ F(e_{i_{s}} - e_{j_{s}})^{T} & & \\ \end{bmatrix} \begin{bmatrix} X_{l} \\ I_{1} \\ I_{2} \\ \dots \\ I_{s} \end{bmatrix} = \begin{bmatrix} W_{l} \\ 0_{sx1} \end{bmatrix}$$
(3)

where superscript *T* represents the transpose of matrix or vector, I_{sxs} is a *sxs* unit matrix, O_{sxl} is a *sxl* zero vector and e_i represents an lxl vector of zeros except for the *i*th entry, which is equal to one.

Let us define an *lxs* matrix A which is to describe the locations of ideal switches in the circuit:

$$A = \left[e_{i_1} - e_{j_1} \ e_{i_2} - e_{j_2} \dots \ e_{i_s} - e_{j_s} \right]$$
(4)

Hence, the coefficient matrix in (3) has the following form

$$\begin{bmatrix} T_{l} & A \\ FA^{T} & (F-1)I_{sxs} \end{bmatrix}$$
(5)

For the fault-free circuit, all switches in the stuck-at and bridging models are open, i.e., F=0. For the faulty circuit, only switches corresponding to stuck-at and bridging faults are closed, i.e., F=1, while the rest are still open. This observation is reversed for the stuck-open models.

For simplicity, all switches in stuck-at and bridging models are separated with all switches in stuck-open models in the modified nodal equation (3), which can be implemented by matrix permutation. Hence, the matrix *A* is separated as

$$A = \begin{bmatrix} A_{ss} & A_{so} \end{bmatrix} \tag{4.a}$$

Applying (3) to fault-free circuit to obtain

$$T_0 X_0 = W_0 \tag{6}$$

where X_0 is an (l+s)xI solution vector, W_0 is an (l+s)xI excitation vector, and (l+s)x(l+s) coefficient matrix

$$T_{0} = \begin{bmatrix} T_{10} & A_{ss} & A_{so} \\ 0_{ssel} & -I_{ssess} & 0_{sscso} \\ A_{so}^{T} & 0_{socss} & 0_{socso} \end{bmatrix}$$
(6.a)

Suppose that only f of s stuck faults really occurred in the faulty circuit. Among f faults, there are fs of ss stuck-at and bridging faults and fo of so stuck-open faults (f=fs+fo). Therefore, only fs of ss switches in stuck-at and bridging models are closed while the remaining ss-fs switches are still open. Similarly, fo of so switches in stuck-open models are open while the remaining so-fo switches are closed. Assume that excitations for the faulty circuit are the same as those of fault-free circuit, and all f switches are ordered first among ss and so switches, respectively. The modified nodal equation for faulty circuit is:

$$TX = (T_0 + \Delta T) (X_0 + \Delta X) = W_0$$
(7)

$$T = T_0 + \Delta T \tag{8}$$

$$X = X_0 + \Delta X \tag{9}$$

where

In (10), $[A_{so} / A_{fo}]$ denotes removing sub-matrix A_{fo} from the matrix A_{so} . Define two (l+s)xf matrices P_f and Q_f as follows:

$$P_{f} = \begin{bmatrix} 0_{lxf} \\ I_{fxxfs} & | 0_{fxxfo} \\ 0_{(ss-fs)xf} \\ 0_{foxfs} & | I_{foxfo} \\ 0_{(so-fo)xfs} \end{bmatrix}$$
(13)
$$Q_{f} = \begin{bmatrix} A_{fs} & | -A_{fo} \\ I_{fxxfs} & | 0_{fxxfo} \\ 0_{(ss-fs)xf} \\ 0_{foxfs} & | -I_{foxfo} \\ 0_{(so-fo)xf} \end{bmatrix}$$
(14)

then ΔT is the matrix product of P_f and Q_f^T .

$$\Delta T = P_f Q_f^T \tag{15}$$

(16)

and (7) can be re-written as $(T + P Q^{T})(X + \Delta X) = W$

$$(T_0 + T_f Q_f) (X_0 + \Delta X) - W_0$$
(13)
After substituting (6) into (16), ΔX can be solved by

$$\Delta X = -T_0^{-1} P_f Q_f^T X$$
(17)

Denote an (l+s)x(l+s) matrix S_0 as follows

 $S_0 = [s_1 \ s_2 \ \dots \ s_{l+s}] = -T_0^{-1}$ and rewrite vector X in scalar form:

$$X = [x_1 \ x_2 \ \dots \ x_l \ I_1 \ I_2 \ \dots \ I_s]^T$$
(19)

(18)

where $s_v (v = 1, 2, ..., l + s)$ is an (l+s)xl vector while $x_v (v = 1, 2, ..., l)$ and $I_v (v = 1, 2, ..., s)$ are numbers.

Denote the matrix product of S_0 and P_f as S_F , and product of O_t^T and X as I:

$$S_{F} = S_{0}P_{f} = [s_{l+1}s_{l+2} \dots s_{l+fs} s_{l+ss+1} s_{l+ss+2} \dots s_{l+ss+fo}]$$

$$I_{F} = Q_{f}^{T} X = [x_{i_{1}} - x_{j_{1}} + I_{1}, x_{i_{2}} - x_{j_{2}} + I_{2}, \dots, (20)$$

$$x_{i_{j_{k}}} - x_{j_{j_{k}}} + I_{fs}, - x_{i_{j_{k+1}}} + x_{j_{j_{k+1}}} - I_{ss+1},$$

$$- x_{i_{j_{k+2}}} + x_{j_{j_{k+2}}} - I_{ss+2}, \dots, - x_{i_{f}} + x_{j_{f}} - I_{s}]^{T}$$

where the **faulty set** *F* represents the set of all the stuck faults and S_F is an (l+s)xf matrix while $\mathbf{1}_F$ is an fxl vector.

Now (17) can be re-written as

$$\Delta X = S_F I_F \qquad (21)$$

The remaining work is to analyze this equation by limited measurements of circuit responses. Assume that the first *m* elements of ΔX can be measured and f + 1 < m < s, we obtain

$$\begin{bmatrix} \Delta X^{M} \\ \Delta X^{L+S-M} \end{bmatrix} = \begin{bmatrix} S_{MF} \\ S_{L+S-M,F} \end{bmatrix} \mathbf{I}_{F}$$
(22)

where M represents the set of measurements. Thus, the following **test equation** is obtained by only considering the first part of the above equation:

$$S_{ME} \mathbf{l}_{E} = \Delta X^{M} \tag{23}$$

Here S_{MF} is an *mxf* matrix whose columns correspond to the stuck faults in the CUT. Similarly S_{MS} is an *mxs* matrix whose columns correspond to all of the potential stuck faults in the CUT, where *S* indicates the set of all potential faults, i.e., all ideal switches. The test equation (23) plays an important role in relating the limited circuit output measurements with the stuck faults in a linear way.

3. STUCK FAULT LOCATION

Fault diagnosis involves three stages: fault detection, fault location and parameters verification. Fault detection is accomplished by measuring circuit responses. If the measurements deviation vector ΔX^M is zero, the CUT is judged fault-free for the given measurement set. Otherwise, at least one fault is detected.

To locate the stuck faults in the CUT, let us analyze the test equation. The right-hand side of (23) is a known vector and the left-hand side is the product of an unknown coefficient matrix S_{MF} and an unknown solution vector \mathbf{l}_{F} . Note that matrix S_{MF} is the set of selected columns of the known matrix S_{MS} . The columns of selected columns of the locations of switches, i.e., the stuck faults while the columns of S_{MS} correspond to the locations of the locations of all inserted switches. And matrix S_{MS} has more columns than rows since m < s by restriction in Section 2.

Our idea to identify the faults is to identify the minimum size ambiguity group in the test equation by finding the minimum number of independent columns in matrix S_{MS} that satisfy the

test equation. A recently developed numerically efficient approach [8-10] to multiple analog fault diagnosis is utilized here to identify the stuck faults.

An important observation is that the process derived in part 2 only considers the stuck-at, bridging and stuck-open faults ignoring circuit parametric deviations for simplicity. Hence, parameter verification is omitted and only fault detection and location are discussed here. However, the proposed approach can be applied to the mixed fault condition – multiple stuck-at, bridging, stuck-open faults and multiple parametric faults. Test equation (23) still holds while only the structural matrices A, A_f must be expanded to include the parametric faults. Consequently, the parameter verification is required after the fault location. Future work on this method will include these parametric faults.

4. EXAMPLE CIRCUIT

The classical Fairchild μ A741 operational amplifier is selected to demonstrate the proposed method. A simplified schematic of μ A741 is shown in Fig. 2.a [11]. The negative feedback configuration is the circuit under test [Fig. 2.b] with a small signal voltage input $V_{in}(t) = 0.01 \sin 120 \ pt$. The small signal model of bipolar junction transistors (BJT) in Fig. 2.c is applied to all 18 BJTs for simplicity. There are 21 nodes, 48 resistors, and 18 voltage-controlled-current sources in the CUT. The nominal values of circuit parameters are indicated **n** figures. Note that the external potentiometer R_{EXT} in Fig. 2.a is equally divided into two resistors with a value of 5k W.

For simplicity, we only consider 5 suspicious stuck-at-0 faults that are located between node pairs $\{9, 0\}$, $\{12, 0\}$, $\{13, 0\}$, $\{15, 0\}$, $\{17, 0\}$. Thus 5 open ideal switches are inserted between these nodes pairs. The first two ideal switches are supposed to be closed in the faulty circuit. Nodal voltages are measured at nodes $\{3, 6, 14, 16\}$. Hence, n=20, f=2, s=5, m=4 and f+1 < m < s. The measured nodal voltage deviations are

$$\Delta X ^{M} = \begin{bmatrix} -4.4781 & e - 004 \\ -2.8747 & e - 003 \\ -7.8085 & e - 003 \\ -4.3321 & e - 002 \end{bmatrix}$$

which obviously is not a zero vector indicating faults detected. Applying the ambiguity group locating technique to the test

equation, a $3x^2$ matrix C is obtained after Gaussian elimination and QR factorization with column permutation {3, 2, 4, 1, 5}:

	1.6679	e - 015	5.1167	e - 004]	
<i>C</i> =	4.3052	e - 003	1.1034	e - 002	
	- 1.6813	e - 013	- 5.1821	e - 002	

Thus the basis of ambiguity group is $\{3, 2, 4\}$ which correspond to the 3^{rd} , 2^{nd} , and 4^{th} switches respectively. The cobasis is $\{1, 5\}$ corresponding to the 1^{st} and 5^{th} switches.

By analyzing matrix C, there is only one suspicious ambiguity group $\{1, 2\}$. According to the procedure in Section 4 in [10], this is the minimum size ambiguity group. We conclude that switches $\{1, 2\}$ are closed, i.e., there are two stuck-at-0 faults on nodes pairs $\{9, 0\}$ and $\{12, 0\}$, which are the exact solutions for this CUT.



Figure 2.a overall schematic of the Fairchild µA741 operational amplifier.



Figure 2.b Negative feedback configuration of μ A741.



Figure 2.c The small signal model of BJT.

5. CONCLUSIONS

Although analog and mixed signal test and fault diagnosis are less advanced than digital test, digital test techniques greatly influence the analog test. As a widely used paradigm in digital test, stuck-at model together with the output monitoring has been applied to analog area to model the open or short failure mechanisms. These fault models are increasingly important for today's systems-on-chip solutions with increased complexity and increased die size of analog and mixed signal designs. In this paper, such models are utilized to locate faults by verification approach rather than by dictionary approach typically used in such case. With the known circuit topology, the ideal switches are inserted to connect the suspicious circuit nodes. Under normal conditions, all ideal switches are open (closed) while some of them are closed (open) under faulty conditions. The circuit topology is modified by the inserted switches and new modified nodal equation is established based on KCL equations. Test equation relates the limited measured circuit responses with the faults in a linear way. A recently developed numerically efficient approach to multiple fault diagnosis is applied to identify the faults. Ambiguity group locating technique based on the QR factorization is utilized to identify the minimum number of faults satisfying the test equation. The number of measurements is less than the number of inserted ideal switches. but it is greater than the number of faults plus one. Avoiding the

combinatorial search of suspicious stuck-at and stuck-open faults reduces computation cost of multiple fault location. The proposed method can also be applied to the mixed faults condition – multiple stuck-at, bridging and stuck-open faults together with the multiple parametric faults. Finally, a commercial analog IC is provided as an example to demonstrate the proposed method.

6. REFERENCES

- J. W. Bandler and A. E. Salama, "Fault diagnosis of analog circuits," *Proc. IEEE*, vol. 73, pp. 1279-1325, 1985.
- [2] R. W. Liu, *Testing and Diagnosis of Analog Circuits and Systems*, Van Nostrand Reinhold, 1991.
- [3] B. Vinnakota, *Analog and Mixed-Signal Test*, Prentice Hall, 1998.
- [4] M. Abramovici, M. A. Breuer, A. D. Friedman, A. Digital systems testing and testable design, Computer Science Press, 1990.
- [5] R. Rodrigues-Montanes, E. M. J. G. Bruls and J Figueras, "Bridging defects resistance in the metal layer of a CMOS process," *Journal of Electronic Testing: Theory and Applications*, vol.8, pp. 35-46, 1996.
- [6] T. M. Storey and W. Maly, "CMOS bridge fault detection," Proc. of Int. Test Conference, pp. 1123-1132, 1991.
- [7] M. Abramovici, P. R. Menon, "A practical approach to fault simulation and test generation for bridging faults," *Proc. of Int. Test Conference*, pp. 138-142, 1983.
- [8] J. A. Starzyk, J. Pang, S. Manetti, M. C. Piccirilli and G. Fedi, "Finding ambiguity groups in low testability analog circuits," *IEEE Trans. Circuits and Systems—I: Fundamental Theory* and Applications, vol. 47, no. 8, pp. 1125-1137, Aug. 2000.
- [9] J. A. Starzyk and D. Liu, "Multiple fault diagnosis of analog circuits by locating ambiguity groups of test equation," *Proc.* of Int. Symp. Circuits and Systems, vol. 5, pp. 199-202, 2001.
- [10] J. A. Starzyk and D. Liu, "Multiple fault diagnosis of analog circuits based on large change sensitivity analysis," *Proc. of the 15th ECCTD Conf.*, 2001.
- [11] J. Vlach and K. Singhal, *Computer Methods for Circuit Analysis and Design*, Van Nostrand Reinhold, 1994.