



Number Representation

- Numbers are specified in the traditional form as a series of digits with or without a sign but also in the following form
- <size><base format><number>
 - <size> contains number of bits (optional)
 - <base format>: is a single character ' followed by one of the following characters b, d, o and h, which stand for binary, decimal, octal and hex
 - <number> contains digits which are legal for the <base format>

Declaration	Comments
549	Decimal number
ʻh 8FF	Hexadecimal number
'o 765	Octal number
4'b	4-bit binary number 0011
3'b 10x	3-bit binary number with least significant bit unknown
5'd 3	5-bit decimal number
-4'b	4-bit 2's complement of 0011 or equivalently 1101





- A digital system as a set of modules
- Each module has an interface to other module (connectivity)
- Good Practice: Place one module per file (not a requirement)
- Modules may run concurrently
- Usually a top-level module which invokes instances of other modules

	Module	
 Represent bits of hardware ranging from simpler gates to complete systems i.e. microprocessor 		
 Specified behaviorally or structurally or a combination of two 		
• The structure of a module is the following: module <module name=""> (<port list="">); <declarations> <module items=""> endmodule</module></declarations></port></module>		
Declaration	Comments	
<module name=""></module>	is an identifier that uniquely names the module	
<port list=""></port>	is a list of input, output ports which are used to connect to other modules	
<declarations></declarations>	section specifies data objects as registers, memories, and wires as well as procedural constructs such as functions and tasks	
<module items=""></module>	maybe initial constructs, always constructs, continous assignments, or instances of modules	

























Some Tips

- Can be downloaded from Xilinx (the webpage is given on the class webpage under tools) or MaxPlus from Altera
- Declare all variables, and one variable (especially input/output) per line
- Write your own test cases see the example along with Xilinx distribution and help pages
- All the modules must follow the port list defined in the assignment