



Processor: Datapath and Control

- Review: Combinational Circuits
 - Boolean algebra, basic gates, adders (done previously)
- Review: Sequential Circuits
 - Latches, Flip-Flops, Memory cell, Registers
- Verilog
 - Free versions available from Aldec and Xilinx ISE
- Datapath and Control
 - Single Cycle Datapath Implementation
 - Multiple Cycle Datapath Implementation

3





















		rr summary						
			Flip-Flop Chara	acteristi	c Table	e		
JK Flip-Flop				SR Flip-Flop				
J	K	Q +	Operation	S	R	Q +	Operation	
0	0	Q	No Change	0	0	Q	No Change	
0	1	0	Reset	0	1	0	Reset	
1	0	1	Set	1	0	1	Set	
1	1	Q'	Complement	1	1	?	Undefined	
D Flip-Flop				T Flip-Flop				
D	Q +	Operation		т	Q +	Operation		
0	0	Reset		0	Q	No Change		
1	1	Set		1	Q′	Complement		