
EE 3613: Computer Organization

Chapter 5: The Processor: Datapath & Control - I

Avinash Karanth

Department of Electrical Engineering & Computer Science
Ohio University, Athens, Ohio 45701

E-mail: karanth@ohio.edu

Website: <http://oucsace.cs.ohiou.edu/~avinashk/ee461a.htm>

1

Course Outline

- *CPU Performance & Evaluation*
- *Instruction Set Architecture*
- *Computer Arithmetic*
- **Processor: Datapath and Control**
- *Pipelining*
- *Cache and Main Memory*

2


Processor: Datapath and Control

- Review: Combinational Circuits
 - Boolean algebra, basic gates, adders (done previously)
- Review: Sequential Circuits
 - Latches, Flip-Flops, Memory cell, Registers
- Verilog
 - Free versions available from Aldec and Xilinx ISE
- Datapath and Control
 - Single Cycle Datapath Implementation
 - Multiple Cycle Datapath Implementation

3

SR-Latch

Latch: The output state is changed whenever the appropriate inputs change




\bar{S}	\bar{R}	Q	\bar{Q}
0	1	1	0
1	0	0	1
1	1		

4

SR-Latch

Latch: The output state is changed whenever the appropriate inputs change




\bar{S}	\bar{R}	Q	\bar{Q}
0	0	undefined	
0	1	1	0
1	0	0	1
1	1	Q	\bar{Q}

As long as R and S remain 1, then the value of Q (and Qbar) will remain unchanged
 This value is **stored** in this circuit – **This is the basic memory cell**

5

Transparent D Latch

Flip-Flop: The output state is changed only on a clock edge




D	C	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	0	1
1	0	Q	\bar{Q}
1	1	1	0


Next state is set

State retained

6





7



8


SR Flip Flop



9


9

JK Flip-Flop (J = S, K = R)



$$Q^+ = JQ' + K'Q$$

(Characteristic Equation)




10

10


T Flip Flop

- T Flip Flop, called as Toggle FF is frequently used in building counters




TQ	Q ⁺
0 0	0
0 1	1
1 0	1
1 1	0

$Q^+ = T \oplus Q$
(Characteristic Equation)




11

Negative Edge-Triggered (Master-Slave)



12

D-Flip Flop (positive edge triggered)



13

FF Summary

Flip-Flop Characteristic Table

JK Flip-Flop				SR Flip-Flop			
J	K	Q ⁺	Operation	S	R	Q ⁺	Operation
0	0	Q	No Change	0	0	Q	No Change
0	1	0	Reset	0	1	0	Reset
1	0	1	Set	1	0	1	Set
1	1	Q'	Complement	1	1	?	Undefined

D Flip-Flop			T Flip-Flop		
D	Q ⁺	Operation	T	Q ⁺	Operation
0	0	Reset	0	Q	No Change
1	1	Set	1	Q'	Complement

14

14