






Avinash Karanth Department of Electrical Engineering & Computer Science Ohio University, Athens, Ohio 45701 E-mail: karanth@ohio.edu Website: http://oucsace.cs.ohiou.edu/~avinashk/classes/ee461a/ee461a.htm




































Determin	Determines CPU Performance						
CPU time = Instru	uction_count	x CPI x	clock_cycle				
	Instruction_ count	CPI	clock_cycle				
Algorithm							
Programming language							
Compiler							
ISA							
Processor organization							
Technology							









Multi-Cores, Clock Rate and Power

• The Sea Change: From uniprocessor designs to multicores!

Product	AMD Opteron X4 (Bar celon a)	Intel Neha lem	IBM Power 6	Sun Ultra SP ARC T2 (Ni aga ra 2)
Cores per c hip	4	4	2	8
Clock rate	2.5 GHz	~ 2.5 GHz ?	4.7 G Hz	1.4 G Hz
Microprocessor power	120 W	~100W?	~ 100 W ?	94 W

