

Introduction to Digital Circuits and Computer Design

Notes #8

"Computer Design - Datapath Unit"

Spring Quarter 2010

Avinash Kodi

Acknowledgement: Dr. Maarten Uijt de Haag

231

Building the Computer

- Retrieval of instructions from memory (**fetch**),
- Interpretation of the instructions (**decode**),
- Execution of the instructions (**execute**),
- Reading and writing data to/from memory (**read/write**).


232

Review (Notes #1)


The instruction pipeline

- Fetch:
 - Read an instruction from the memory
- Decode:
 - Interpret the instruction in terms of logical and arithmetic operations (micro-code)
- Execute:
 - Carry out the instruction (the micro-code)
- Write:
 - Write data back to memory or registers if necessary

| | | |
|----|---|---------------------------------|
| F1 | : | Fetch cycle (instruction # 1) |
| D1 | : | Decode cycle (instruction # 1) |
| E1 | : | Execute cycle (instruction # 1) |
| W1 | : | Write cycle (instruction # 1) |



Our Simple Computer



Our Simple Computer

Op-code / Operand Selection

| | | OP-CODE | OPERAND | |
|------------|-----------------------------|---------|-----------|---|
| Addition: | $R1 \leftarrow (R1) + (R2)$ | 000 | 00000 | 0 |
| | $R1 \leftarrow (R1) + (M)$ | 001 | XXXXX : M | 1 |
| Load/Read: | $R1 \leftarrow (M)$ | 010 | XXXXX : M | 1 |
| | $R2 \leftarrow (M)$ | 100 | XXXXX : M | 1 |
| Write: | $M \leftarrow (R1)$ | 101 | XXXXX : M | 1 |
| | $M \leftarrow (R2)$ | 110 | XXXXX : M | 1 |


Q: What kind of instructions are these?
 0-address, 1-address, 2-address, or 3-address instructions?

235

Fetching an Instruction


Remember the Program Counter (PC):

A register that contains the address of the next instruction




236

Fetching an Instruction



237

Decoding the Instruction



238

Decoding the Instructions

| | ABC | WRO | RDO | WR1 | RD1 | WR2 | RD2 | WR3 | RD3 | S0 | S1 |
|-----------------------------|-----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| $R1 \leftarrow (R1) + (R2)$ | 000 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| $R1 \leftarrow (R1) + (M)$ | 001 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| $R1 \leftarrow (M)$ | 010 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | X | 1 |
| Not assigned | 011 | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ |
| $R2 \leftarrow (M)$ | 100 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | X | X |
| $M \leftarrow (R1)$ | 101 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | X | 1 |
| $M \leftarrow (R2)$ | 110 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X | X |
| Not assigned | 111 | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ | 0 ¹ |

239

Decoding the Instructions

| | | WRO | | | | |
|---|---|-----|----|----|----|----|
| | | BC | 00 | 01 | 11 | 10 |
| A | 0 | 0 | 0 | 0 | 0 | 0 |
| A | 1 | 0 | 1 | 0 | 1 | 1 |

$$WRO = A\bar{B}\bar{C} + AB\bar{C} = A(B \dot{\wedge} C)$$

| | | RDO | | | | |
|---|---|-----|----|----|----|----|
| | | BC | 00 | 01 | 11 | 10 |
| A | 0 | 0 | 1 | 0 | 1 | 1 |
| A | 1 | 1 | 0 | 0 | 0 | 0 |

$$RDO = A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} = \bar{A}(B \dot{\wedge} C) + A\bar{B}\bar{C}$$

And so on

$$WR1 = \bar{A}\bar{B} + \bar{A}\bar{C} = \bar{A}(\bar{B} + \bar{C})$$

$$RD1 = \bar{A}\bar{B} + \bar{B}\bar{C} = \bar{B}(\bar{A} + \bar{C})$$

$$WR2 = A\bar{B}\bar{C}$$

$$RD2 = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} = \bar{C}(A \oplus B)$$

$$WR3 = 0$$

$$RD3 = A\bar{B} + B\bar{C}$$

$$s0 = \bar{B}\bar{C}$$

$$s1 = A\bar{B} + B\bar{C}$$

should be 1 for the MAR to be filled from IR

240

Instruction Set Architecture

Let's make up some assembly mnemonics!



assembly name
to identify the instruction

MOV for the load and write commands
ADD for the addition commands

MOV R1,[12h]
ADD R1,R2

241

Programming our simple computer

Example program:

```
MOV R1, [12h]
MOV R2, [13h]
ADD R1, R2
MOV [14h], R1
```

Assembler

```
0101 0010
1001 0011
0010 0000
1011 0100
```

to
program
memory

| | |
|-----|-----------|
| 00h | 0101 0010 |
| 01h | 1001 0011 |
| 02h | 0010 0000 |
| 03h | 1011 0100 |


On startup
/Initially (PC) = 00h

All these are supported by
our simple computer!

Designing the assembler
is a different class (CS)


242

Execution of Instructions




243

Execution of Instructions




244


Execution of Instructions



Execution of Instructions




Execution of Instructions




247

Execution of Instructions




248


Execution of Instructions




Execution of Instructions




Execution of Instructions




Execution of Instructions



Execution of Instructions




Datapath Design



- Barrel Shifters
- Logic Unit
- Arithmetic Unit
- Register File

Function Unit

Implementation of Functions



255

Function Unit

Examples


| | |
|-----------------------|--------------------------|
| $F = x$ | $F = x - 1$ |
| $F = x + 1$ | $F = x \wedge y$ (xANDy) |
| $F = x + y$ | $F = x \vee y$ (xORY) |
| $F = x + y + 1$ | $F = \bar{x}$ |
| $F = x + \bar{y}$ | $F = y$ |
| $F = x + \bar{y} + 1$ | $F = sr x$ |
| $F = sl x$ | |

FS determines what function is being executed!

256


Registers

Arithmetic & Logical Shift, Rotate



Combinational Shifter

4-bit




The combinational shifter can be designed using 4 multiplexers

The advantage of the combinational shifter over the register is that it only takes one clock cycle to perform any shift operation.

| \overline{OE} | Shift Count | | Output | | | | Description |
|-----------------|-------------|-------|--------|----------|----------|----------|------------------------|
| | s_1 | s_0 | Y_3 | Y_2 | Y_1 | Y_0 | |
| 1 | X | X | Z | Z | Z | Z | Outputs high impedance |
| 0 | 0 | 0 | i_3 | i_2 | i_1 | i_0 | No shift (pass) |
| 0 | 0 | 1 | i_2 | i_1 | i_0 | i_{-1} | Left shift once |
| 0 | 1 | 0 | i_1 | i_0 | i_{-1} | i_{-2} | Left shift twice |
| 0 | 1 | 1 | i_0 | i_{-1} | i_{-2} | i_{-3} | Left shift three times |

Barrel Shifter - 4-bit




Rotate the input data bits by a number specified by the binary value of the on a set of selection lines

| OE | Shift Count | | Output | | | | Description |
|----|----------------|----------------|----------------|----------------|----------------|----------------|-------------------------|
| | s ₁ | s ₀ | Y ₃ | Y ₂ | Y ₁ | Y ₀ | |
| 1 | X | X | Z | Z | Z | Z | Outputs high impedance |
| 0 | 0 | 0 | i ₃ | i ₂ | i ₁ | i ₀ | No rotation (pass) |
| 0 | 0 | 1 | i ₂ | i ₁ | i ₀ | i ₃ | Rotate left once |
| 0 | 1 | 0 | i ₁ | i ₀ | i ₃ | i ₂ | Rotate left twice |
| 0 | 1 | 1 | i ₀ | i ₃ | i ₂ | i ₁ | Rotate left three times |

Logic Unit

AND, OR, XOR, INV - 1-bit Element



$s_1s_0 = 00 : F = x \wedge y$

$s_1s_0 = 01 : F = x \vee y$

$s_1s_0 = 10 : F = x \oplus y$


$s_1s_0 = 11 : F = \bar{x}$

1-bit Element

Q: How do we obtain a 4-bit or 8-bit Logic Unit?

Arithmetic Unit

Basic Element - 1-bit




$$S = x \oplus y \oplus C = \bar{x}\bar{y}C + \bar{x}y\bar{C} + x\bar{y}\bar{C} + xyC$$

$$C_o = (x \oplus y)C + xy = yC + xC + xy$$

261


Function Unit

Implementation of Functions



262

Function Unit Implementation



Function Unit Example


| FS | RS | AU | LU | US | Micro-operation |
|-----------|----|----|----|----|------------------------------|
| 0000 0000 | 00 | 00 | 00 | 00 | $F \leftarrow A \diamond B$ |
| 0000 0100 | 00 | 00 | 01 | 00 | $F \leftarrow A + B$ |
| 0000 1000 | 00 | 00 | 10 | 00 | $F \leftarrow A \otimes B$ |
| 0000 1100 | 00 | 00 | 11 | 00 | $F \leftarrow \text{not } A$ |
| 0000 0001 | 00 | 00 | 00 | 01 | $F \leftarrow A + B$ |
| 0001 0001 | 00 | 01 | 00 | 01 | $F \leftarrow A - B$ |
| 0010 0001 | 00 | 10 | 00 | 01 | $F \leftarrow A + 1$ |
| 0011 0001 | 00 | 11 | 00 | 01 | $F \leftarrow A$ |
| 0000 0010 | 00 | 00 | 00 | 10 | $F \leftarrow \text{sr}1 A$ |
| 0100 0010 | 01 | 00 | 00 | 10 | $F \leftarrow \text{sr}2 A$ |
| 1000 0010 | 10 | 00 | 00 | 10 | $F \leftarrow \text{sr}3 A$ |
| 1100 0010 | 11 | 00 | 00 | 10 | $F \leftarrow \text{sr}4 A$ |

Q: Would you be able to make the number of control lines smaller?
 Answer: Yes, there are only 12 operations; would require 4 bits;
 Requires some logic to decode these bits


264

Register File

Instead of having just two registers, a typical datapath has more than four registers. Computer with 32 or even more registers are not uncommon (PowerPC)! A set of registers having common micro-operations may be organized into a **register file**; a fast memory that permits one or more memory locations to be read or one or more memory locations to be written to.




265



266

Our Simple Computer



Datapath

Interface to Data Memory and I/O

